

## Inter-MCU-Platform Hardware Analysis Towards a Clean-slate Timer-API for RIOT-OS

INET Seminar / MINF-GSM

Niels Gandraß <Niels.Gandrass@haw-hamburg.de> Michel Rottleuthner <Michel.Rottleuthner@haw-hamburg.de>

February 11th, 2020

Hamburg University of Applied Sciences Faculty of Engineering & Computer Science

- 1. Introduction
- 2. Conferences & Journals
- 3. Related Work
- 4. Hardware Platform Analysis
- 5. Outlook & Future Work

## Introduction

#### Inter-MCU-Platform Hardware Analysis Towards a Clean-slate Timer-API for RIOT-OS

Niels Gandraß Niels.Gandrass@haw-hamburg.de Hamburg University of Applied Sciences Hamburg, Germany

#### ABSTRACT

Hardware timers are peripherals found in every embedded system. While being required by nearly all applications running on MCUs, current timer drivers often leave potential for efficiency optimizations, especially when used in low-power scenarios. With the goal of developing an optimized timer-API for RICT-OS, an open-source the various power-saving features, including partly MCU-platform and -family specific ones. This work shall provide a baseline from which requirements for such a new timer driver can late be derived. It furthermore shall highlight implementation techniques and software concepts, potentially relevant for the aspired timer subsystem.

#### Figure 1: Corresponding paper containing all details outlined in this talk

Our contribution is twofold:

#### **Review of Related Work**

Research addressing timers from both a hardware as well as a software point-of-view is depict.

## Analysis of Timer Hardware

Timer peripherals of MCUplatforms, currently supported by RIOT-OS, are compared.

Long-term Goal: New Clean-slate Timer Subsystem for RIOT-OS Backed on the results of a comprehensive analysis of existing timer hardware. TL;DR: I'll talk about how we read a whole lot of MCU documentation...



Figure 2: Quickly print the whole Wikipedia - what if? #59

## **Conferences & Journals**

- USENIX Annual Technical Conference<sup>1</sup> (USENIX ATC)
- USENIX Symposium on Operating Systems Design and Implementation<sup>2</sup> (USENIX OSDI)
- ACM Symposium on Operating Systems Principles<sup>3</sup> (SOSP)
- ACM Conference on Embedded Networked Sensor Systems<sup>4</sup> (SenSys)

<sup>&</sup>lt;sup>1</sup>USENIX ATC website archive: https://www.usenix.org/conferences/byname/131 (Accessed 13.01.2020)

<sup>&</sup>lt;sup>2</sup>USENIX OSDI website archive:

https://www.usenix.org/conferences/byname/179 (Accessed 30.01.2020)

<sup>&</sup>lt;sup>3</sup>ACM SOSP website: http://www.sosp.org/ (Accessed 30.01.2020)

<sup>&</sup>lt;sup>4</sup>ACM SenSys website: https://sensys.acm.org/ (Accessed 13.01.2020)

- ACM/IEEE International Conference on Information Processing in Sensor Networks<sup>5</sup> (IPSN)
- International Conference on Embedded Wireless Systems and Networks<sup>6</sup> (EWSN)

<sup>&</sup>lt;sup>5</sup>IPSN website: https://ipsn.acm.org/ (Accessed 13.01.2020) <sup>6</sup>EWSN website: http://www.ewsn.org/ (Accessed 13.01.2020)

# **RIOT Summit** September 5 - 6, 2019,

<sup>&</sup>lt;sup>7</sup>RIOT Summit Website: https://summit.riot-os.org/ (Accessed 13.01.2020)

# IEEE Xplore® Digital Library®

## ACM DIGITAL LIBRARY,

10

Cornell University

Library

arXiv.org

<sup>&</sup>lt;sup>8</sup>IEEE Xplore website: https://ieeexplore.ieee.org/ (Accessed 13.01.2020) <sup>9</sup>ACM Digital Library website: https://dl.acm.org/ (Accessed 13.01.2020) <sup>10</sup>unreviewd pre-print only, ArXiv website: https://arxiv.org/ (Accessed 13.01.2020)

- ACM Transactions on Sensor Networks<sup>11</sup> (TOSN)
- ACM Transactions on Embedded Computing Systems<sup>12</sup> (TECS)
- ACM SIGOPS Operating Systems Review<sup>13</sup> (OSR)
- IEEE Internet of Things Journal<sup>14</sup> (IEEE IoT)

<sup>11</sup>TOSN in the ACM-DL: https://dl.acm.org/journal/tosn (Accessed 30.01.2020)
<sup>12</sup>TECS in the ACM-DL: https://dl.acm.org/journal/tecs (Accessed 30.01.2020)
<sup>13</sup>OSR in the ACM-DL: https://dl.acm.org/newsletter/sigops (Accessed 30.01.2020)
<sup>14</sup>IEEE IoT on IEEE Xplore: https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6488907 (Accessed 30.01.2020)

# Google Scholar<sub>15</sub>





<sup>15</sup>Google Scholar website: https://scholar.google.com/ (Accessed 27.01.2020) <sup>16</sup>Microsoft Academic website: https://academic.microsoft.com/ (Accessed 27.01.2020) <sup>17</sup>Semantic Scholar website: https://www.semanticscholar.org/ (Accessed 27.01.2020)

## **Related Work**

Publications were selected according to the anticipated relevance for our work, as estimated to the best of our knowledge.

Highlighted research was split into two categories:

**Timer Hardware** - Timers from an hardware point-of-view

- Generic properties and functions of timer peripherals
- Comparisons of different MCU-platforms or -families

Software Modules - Timer drivers and usage in timer subsystems

- Generic design aspects and implementation concepts
- Application-specific timer implementations
- Real-time scheduling based approaches

## **Timer Hardware**

 $2 \mbox{\scriptsize x}$  Generic properties and functions of timer peripherals

- [Ka11], [SM05, pp. 67-68, pp. 87-89]
- 2x Comparisons of different MCU-platforms or -families
  - [MS05, pp. 69-91], [Ts14]

## Software Modules

6x Generic design aspects and implementation concepts

• [VL97], [MM98], [AD00], [TEF05], [Ts07], [Li16]

8x Application-specific timer implementations

- [GN06], [Be09], [Ps07], [PVB17], [Ba18], [Ha05], [Gr08], [Li16]
- 4x Real-time scheduling based approaches
  - [JK05], [Ho14], [HLS11], [Ho12]

Timer peripheral properties and functions, as depict in the related work, yield a variety of characteristics for our timer hardware analysis:

**Basic Hardware Properties** 

[Ka11; SM05]

timer type, counter register width, prescaler availability, ....

Advanced Timer Characteristics e.g. [Li16] and others interrupt capability, auto-reload, compare channels, max. resolution, ...

Power-saving Considerations[AD0low-power clock support, interrupt handling, ...

[AD00; Be09; Ha05]

## Hardware Platform Analysis

We contribute an in-depth analysis of various timer peripherals available in MCUs, currently supported by RIOT-OS.

## Key aspects

- A total of 13 MCU-platforms/-families analyzed
- Devices from 8 different manufactures
- Detailed results for every platform
- Inter-MCU-platform timer peripheral comparison
- Shall provide a baseline to derive timer-API requirements from

The following MCU families were analyzed:

- STMicroelectronics (ST)
  - STM32F0 / F1 / F2 / F3 / F4 / F7
  - STM32L0 / L1 / L2
- Microchip / Atmel
  - ATmega AVR
  - PIC32MX / PIC32MZ
  - SAMD21
- Espressif
  - ESP8266
  - ESP32
- Silicon Labs
  - EFM32 / EFR32
  - EZR32

- Texas Instruments (TI)
  - LM4F120
  - MSP430x1xx / MSP430x2xx
- NXP Semiconductors
  - LPC176x / LPC175x
- Nordic Semiconductor
  - nRF51x / nRF52x
- SiFive
  - FE310-Gx

## Hardware Platform Analysis - Methodology

- 1. Platform selection and information acquisition
  - Based on currently supported MCUs (/cpu)
- 2. Definition of analysis criteria
  - As found in related work and expected promising by us
- 3. Extraction of timer peripheral details
  - Mind-map format
  - Including all found timer data, even beyond defined criteria
- 4. Results consolidation into Timer Comparison Matrices (TCMs)
  - Overview of all timer types and their characteristics for each platform
- 5. Deriving of inter-MCU-platform findings
  - Aggregation of TCM results, therefore across all platforms

## Hardware Platform Analysis - Extracted Data




Figure 3: Mind-map containing data for most of the platforms

## Hardware Platform Analysis - Extracted Data




Figure 4: Mind-map containing data for most of the platforms (expanded)

## Hardware Platform Analysis - Results

	Counter Width	are Chai	aler Type	Presade Support N IN Take toold cereation to the chile contract of the contrac
Timer Type	Con Cour	21es	Wat	Che Courione the bre bre the ton beer
General-purpose	16 bit 32 bit 1-4	R	216	$\left  \begin{array}{c c c c c c c c c c c c c c c c c c c $
Advanced-control	16 bit   4, 6	R	216	$\left  \begin{array}{c c} \checkmark & \circ \end{array} \right  \begin{array}{c c} \circ & \checkmark & \times \\ \end{array} \\ \end{array}$
Basic	16 bit   0	R	216	$\left  \begin{array}{c c} \checkmark \end{array} \right  \times \left  \begin{array}{c c} \circ \end{array} \right  \checkmark \left  \begin{array}{c c} \checkmark \end{array} \right  \times \left  \end{array} \times \left  \begin{array}{c c} \times \end{array} \right  \times \\ \end{array} \right  \times \left  \begin{array}{c c} \end{array} \times \left  \begin{array}{c c} \end{array} \times \left  \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \end{array} \times \left  \begin{array}{c c} \end{array} \times \left  \end{array} \times \left  \end{array} \right  \times \left  \begin{array}{c c} \end{array} \times \left  \end{array} \times \left  \end{array} \times \left  \end{array} \right  \times \left  \begin{array}{c c} \end{array} \times \left  \times \left $
Low-power	16 bit   1	E	27	$\left  \begin{array}{c c} \times \end{array} \right  \circ \\ \left  \begin{array}{c c} \times \end{array} \right  \checkmark \left  \checkmark \end{array} \left  \checkmark \right  \checkmark \left  \checkmark \right  \checkmark \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \\ \\ \left  \end{array} \right  \times \\ \left  \begin{array}{c c} \times \end{array} \right  \times \\ \left  \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $
SysTick	24 bit   0	F	2 <sup>3</sup>	$\left  \begin{array}{c c} \times \end{array} \right  \times \left  \begin{array}{c c} \checkmark^{b} \end{array} \right  \checkmark \left  \begin{array}{c c} \checkmark \end{array} \right  \times \left  \begin{array}{c c} \times \end{array} \right  \times \left  \end{array} \times \left  \begin{array}{c c} \end{array} \right  \times \left  \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \end{array} \right  \times \left  \begin{array}{c c} \end{array} \right  \times \left  \end{array} \right  \times \left  \end{array} \right  \times \left  \\ \times \left  \begin{array}{c c} \end{array} \right  \times \left  \end{array} \right  \times \left  \end{array} \right  \times \left  \end{array} \right  \times \left  \\ \times \left  \\ \times \left  \end{array} \right  \times \left  \\ \times \left  \\ \times \left  \end{array} \right  \times \left  \\ \times \left  \\ \times \left  \end{array} \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \end{array} \right  \times \left  \\ \times \left  \\ \times \left  \end{array} \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \right  \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  \\ \times \left  \\ \times \left  \\ \times \right  \\ \times \left  $
Real-time-clock	- 1-2 <sup>c</sup>	Re	27+15	$\left  \begin{array}{c c c c c c c c c c c c c c c c c c c $
Independent WDG	12 bit   0	E	28	$\left  \begin{array}{c c c c c c c c c c c c c c c c c c c $
System window WDG	7 bit   0	E	2 <sup>12+3</sup>	$  \times   \times   \times   -   \times   \times   \times   \times   \times$

Table 1: Timer Comparison Matrix: STMicroelectronics STM32

## Hardware Platform Analysis - Results

ID	Title	Description	Criterion	Plat	or Time	er platfor	Timer
R-01	Counter width	Usable size of the counter register in bits (Excluding watchdog timers)	$\geq 16$ $\geq 32$ $\geq 64$	13 11 3	49 21 3	100 % 85 % 34 %	85 % 36 % 5 %
R-02	Compare channels	Number of available compare channels (Excluding timers w/o compare channels)	$\geq 1$ $\geq 2$ $\geq 4$	13 9 7	50 32 11	100 % 69 % 54 %	100 % 64 % 22 %
R-03	Prescaler	Support for prescaling the timer clock	yes	13	53	100 %	75 %
R-04	Timer chaining	Support for timer module combination (Excluding watchdogs and RTCs)	$\begin{array}{c} \text{R-01} \leq 16 \\ \text{R-01} > 16 \end{array}$	6 3	9 5	67 % 23 %	38 % 24 %
R-05	Compare interrupts	Unique INTs for each compare channel	yes	6	17	46 %	30 %
R-06	Overflow interrupts	Unique INTs for counter over-/underflow (Excluding watchdogs)	yes	4	8	31 %	20 %
R-07	Event flags	Availability of status bits for timer events	yes	10	60	100 %	100 %
R-08	Auto-reload	Auto-reload at over/-underflow (OVF), at compare-channel match (CCM), or via auto-reload register (ARR) (Excluding watchdogs and RTCs)	OVF CCM ARR <i>any</i>	3 4 6 13	9 17 27 53	23 % 31 % 46 % 100 %	17 % 32 % 51 % 100 %
R-09	Low-power clock	Low-power oscillator can be used by timer	yes	13	51	100 %	70 %
R-10	Deep-sleep active	Timer operational in lowest MCU power states	yes	13	45	100 %	62 %
R-11	GP-timers	Number of available general-purpose timers	= 1 $\ge 1$	1 12	-	8 % 92 %	-
R-12	WDT interrupts	Watchdog generates interrupt prior to reset	yes	9	10	69 %	67 %
R-13	Unknown items	Timer has unresolved/unknown properties	yes	7	14	54 %	19 %

Table 2: Selected overall results across all 13 analyzed MCU platforms

Exemplary excerpt from our results:

### **Counter range**

[R-01, R-03, R-04]

High counter range desirable: lengthens time between over-/underflows, therefore reduces maintenance overhead and wakeups

- All MCUs provide at least 16-bit, 85 % even 32-bit, wide counters
- Platforms offering only  $\leq$  16-bit timers often support timer chaining for counter width extension
- Prescalers available for 75 % of all timers
  - Keep resolution / max-timeout trade-off in mind
- The only non-prescalable general-purpose timer is 64-bit wide

### See paper Section 4.3.1 for details

Exemplary excerpt from our results:

Low-power operation and energy saving [R-09, R-10] Power-saving features highly desired: entering MCU sleep states, keeping timer running while CPU and HF-peripheral clock are powered down

- 70 % of all timers can use a low-power clock
- Every platform offers basic low-power timer peripherals
- Specialized *always-on* timers are also provided by every platform
  - Timers that are able to operate in even the lowest power states
- These features must be properly utilized by a timer subsystem

See paper Section 4.3.5 for details

The conducted analysis already yielded insight into a broad range of properties and features. However, various outstanding tasks remain:

- Analysis of remaining platforms and resolving of open questions
- Closer examination of ...
  - Clock-tree and available oscillators
  - Peripheral interconnect buses
  - Event triggered hardware tasks
  - Configuration and maintenance costs

## **Outlook & Future Work**

After completing outstanding tasks from the hardware platform analysis, we picture the following future work:

#### Next steps

- 1. Definition of abstract timer classes
  - Platform agnostic feature-sets that allow classification of timers
- 2. Conducting a hardware availability analysis
  - According to defined timer classes
  - Allows impact estimation of different design considerations
- 3. Deriving requirements for the aspired RIOT-OS timer subsystem
  - Uniting hardware analysis results and techniques from related work
  - With respect to different usage scenarios and characteristics

## **Future Work**

There still is a lot of paperwork that needs to be done...



THE LD50 OF TOXICITY DATA IS 2 KILOGRAMS PER KILOGRAMS.

Figure 5: LD50 - xkcd #1260

# **Questions?**

# **Discussion!**